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Acronyms
• Asynchronous Assert Synchronous De-Assert 
Resets (AASD)
• Clock conditioning Circuit (CCC)
• Combinatorial logic (CL)
• Dedicated Global I/O (DGBIO)
• Defense Threat Reduction Agency (DTRA)
• Design under analysis (DUA)
• Device under test (DUT)
• Digital signal processing (DSP)
• Double data rate (DDR)
• Edge-triggered flip-flops (DFFs)
• FDDR: Double Data Rate Interface Control;
• Field programmable gate array (FPGA)
• Global triple modular redundancy (GTMR)
• Hardware description language (HDL)
• Input – output (I/O)
• Large-SRAM (LSRAM)
• Linear energy transfer (LET)
• Local triple modular redundancy (LTMR)
• Look up table (LUT)
• Low cost digital tester (LCDT)
• Micro-SRAM (uSRAM)
• NASA Electronics Parts and Packaging 
(NEPP)
• Operational frequency (fs)
• PLL: Phase locked loop
• POR: Power on reset
• Radiation Effects and Analysis Group (REAG)
• Self-Correcting Triple Modular Redundancy 
(STMR)
• SERDES: Serial-De-serializer
• Single Error Correct Double Error Detect 
Single event functional interrupt (SEFI)
• Single event effects (SEEs)
• Single Event Latch-up (SEL)
• Single event transient (SET)
• Single event upset (SEU)
• Single event upset cross-section (σSEU)
• Static random access memory (SRAM)
• Static timing analysis (STA)
• Triple modular redundancy (TMR)
• Windowed shift register (WSR)
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Introduction
• This is a NASA Electronics Parts and Packaging (NEPP) 
independent investigation to determine the single event 
destructive and transient susceptibility of the Microsemi RTG4 
device (DUT). 
• For evaluation: the DUT is configured to have various test 
structures that are geared to measure specific potential single 
event effect (SEE) susceptibilities of the device.  
• Design/Device susceptibility is determined by monitoring the 
DUT for Single Event Transient (SET) and Single Event Upset 
(SEU) induced faults by exposing the DUT to a heavy-ion beam.   
• Potential Single Event Latch-up (SEL) is checked throughout 
heavy-ion testing by monitoring device current.
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Preliminary Investigation Objective for DUT 
Functional SEE Response
• The preliminary objective, of this study, is to analyze 
operational responses while the DUT is exposed to 
ionizing particles.
• Specific analysis considerations:
– Analyze flip-flop (DFF) behavior in simple designs such as 
shift registers.  
– Compare SEU behavior to more complex designs such as 
counters.  Evaluating the data trends will help in extrapolating 
test data to actual project-designs.
– Analyze global route behavior – clocks, resets.  
– Analyze configuration susceptibility.  This includes 
configuration cell upsets and re-programmability 
susceptibility.
– Analyze potential single event latch-up.
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• Total-dose hardening of Flash cells.
• Single-event hardening of registers, SRAM, multipliers, 
PLLs.
RTG4 Radiation-Mitigated Architecture 
Comprehensive radiation-mitigated architecture 
for signal processing applications
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Microsemi RTG4: Device Under Test (DUT) 
Details
• The DUT : RT4G150-CG1657M.  
• We tested Rev B and Rev C devices.  
• The DUT contains:
– 158214 look up tables (4-input LUTs); 
– 158214 flip-flops (DFFs); 720 user I/O;
– 210K Micro-SRAM (uSRAM) bits; 
– 209 18Kblocks of Large-SRAM (LSRAM); 
– 462 Math logic blocks (DSP Blocks); 
– 8 PLLs;
– 48 H-chip global routes (radiation-hardened global routes); 
7
Figures are Courtesy of Microsemi Corporation.
DFFs are radiation 
hardened using Self-
Correcting TMR (STMR) 
and SET filters placed at 
the DFF data input.
Hardened flash cell
LUT: look up table.
SRAM: sequential random access memory.
DSP: digital signal processing.
PLL: phase locked loop.
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DUT Preparation
• NEPP has populated 
two Rev B and one 
populated Rev C 
boards with 
RT4G150-CG1657M 
devices. 
• The parts (DUTs) 
were thinned using 
mechanical etching 
via an Ultra Tec 
ASAP-1 device 
preparation system. 
• The parts have been 
successfully thinned 
to 70um – 90um.
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Challenges for Testing
• Software is new… place and route is not optimal yet.  Hence, it 
is difficult to get high speed without manual placement.
• We did not perform manual placement.
• Devices show TID tolerance up to 160Krads.
– Although, when testing with heavy-ions, dose tolerance will be 
much higher. 
– Dose limits the amount of testing per device.
– Number of devices are expensive and are limited for radiation 
testing.
– A large number of tests are required.
• We will always need more parts.
• Current consortium participants:
– NEPP
– Aerospace
– JPL
– Potential: ESA
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Summary of Test Structures and Operation
• Windowed Shift Registers (WSRs):
– All designs contained four separate WSR chains.
– Chains either had 0 inverters, 4 inverters, 8 inverters, or 16 
inverters.
– Resets were either synchronous or asynchronous.
– Input data patterns varied: checkerboard, all 1’s, and all 0’s.
• Counter Arrays:
– Resets are synchronous.
– 200 counters in one array.
– Two full arrays (400 counters total) in each DUT.
• Frequency was varied for all designs.
• All DFFs were connected to a clock that was routed via 
RTG4 hard global routes (CLKINT or CLKBUF).
– This was verified by CAD summary output and visual 
schematic-output inspection.
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Windowed Shift Registers (WSRs): 
Test Structure
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WSR Operation
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every 4 clock cycles
Every 4 cycles, the last for bits 
are equivalent.  Therefore the 
window is static under normal 
operating conditions
Every 4 cycles, the last 4-bits are equivalent.  Therefore, the 
window is static under normal operating conditions 
 Output never changes!
We choose WSR’s over conventional shift registers because of 
increased signal integrity across the tester/daughter interface.  
Great for high speed internal DUT operation.
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Errors in WSRs
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Virtex-5 TRR for SLS 
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DUT Clock input 
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WSR Output 
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WSR window stays constant unless there is a SEU.  WSR provides optimal 
signal integrity for SEE sting 
An error record is created and is sent to the Host PC 
DUT Heartbeat 
DUT Window 
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Windowed Shift Registers (WSRs): 
Each DUT Contains 4 WSR Chains
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Microsemi RTG4 Clock Conditioning 
Circuit (CCC)
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Figure is Courtesy of Microsemi Corporation.
FDDR: Double Data Rate Interface Control;
SERDES: Serial-De-serializer;
POR: Power on reset;
PLL: Phase locked loop;
GBn: global network;
DGBIO: dedicated global I/O pad.
• User can connect:
– From DGBIO pad to 
CLKINT,
– FROM DGBIO pad to 
CCC-PLL to CLKINT,
– From DGBIO pad to 
CLKBUF,
– From normal input to 
CLKINT,
– From normal input to 
CCC-PLL to CLKINT.
• CLKBUF: Hardened global route.  Input 
can only be a DGBIO pad.
• CLKINT: Hardened global route.  Input 
can come from fabric or any input.
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• AASD is the traditional method of reset implementation in NASA 
driven systems.
• This is a requirement for the protection of a mission in case of loss-
of-clock.
• Synchronization is performed prior to clock tree connection.  
• The AASD global reset is 
connected to the asynchronous 
pin of each DFF, however, it is 
synchronized to the clock and is 
hence synchronous.
Asynchronous Assert Synchronous De-
Assert Resets (AASD)
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• Rev B tests implemented pure AASD via asynchronous reset tree 
connections to DFFs.
• AASD was not used in Rev C designs.  Rev C designs use a pure 
synchronous reset.
Logic 
“1”
RESET
Clock Tree Buffer
To 
Asynchronous 
DFF input pin
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List of WSR Implementations:
Design A: 4 clk 4 rst
• Design has WSR0, WSR4, WSR8, WSR16 with 800 stages each.  
• All clocks are connected to CLKINT. Only WSR0 has a DGBIO.  
• Each WSR chain has it’s own synchronized reset.
• Rev B used a mixture of AASD and pure synchronous resets.
• Rev C used only pure synchronous resets
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List of WSR Implementations:
Design B: 4 clk 4 rst FILTER
• Design has WSR0, WSR4, WSR8, WSR16 with 800 stages each.  
• All clocks are connected to CLKINT. Only WSR0 has a DGBIO.  
• Each WSR chain has it’s own synchronized AASD reset.
• SET Filter is active on every DFF in all WSR chains.
• Only implemented in Rev C with synchronous resets.
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List of WSR Implementations:
Design C: 4 clk 4 rst Direct CLKBUF
• Design has WSR0, WSR4, WSR8, WSR16 with 800 stages each.  
• All clocks are connected to CLKBUF. All WSR chains have a DGBIO.  
• Each WSR chain has it’s own synchronized AASD reset.
• SET Filter is active on every DFF in all WSR chains.
• Only implemented in Rev C with synchronous resets.
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List of WSR Implementations:
Design D: Large shift register
• 20,000 stage WSRs.
• DUT has 4 chains of WSR0 (i.e., no inverters between DFF stages): 
Chain0, Chain1, Chain2, Chain3. 
• All clocks are connected to CLKINT. Only Chain0 has a DGBIO.  
• No resets are used.
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List of WSR Implementations:
Design E: Large shift register FILTER
• 20,000 stage WSRs.
• DUT has 4 chains of WSR0 (i.e., no inverters between DFF stages): 
Chain0, Chain1, Chain2, Chain3. 
• All clocks are connected to CLKINT. Only Chain0 has a DGBIO.  
• No resets are used.
• SET Filter is active on every DFF in all WSR chains.
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List of WSR Implementations:
Design F: Large shift register CCC
• 20,000 stage WSRs.
• DUT has 4 chains of WSR0 (i.e., no inverters between DFF stages): 
Chain0, Chain1, Chain2, Chain3. 
• All clocks are connected to output of the CCC block.
• All clock inputs are directly connected to a DGBIO.  
• No resets are used.
• SET Filter is active on every DFF in all WSR chains.
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Summary of WSR Designs Under Test
Design Design 
Name
CLK I/O Pin Clock 
Buffer
Reset Number of 
Stages
SET Filter
A 4 CLK 4 RST WSR0:DGBIO
Others: I/O
All 
CLKINT
All CLKINT 800 OFF
B 4 CLK 4 
RSTFILTER
WSR0:DGBIO
Others: I/O
All 
CLKINT
All CLKINT 800 ON
C 4 CLK 4 RST 
Direct 
CLKBUF
All DGBIO All 
CLKBUF
All CLKINT 800 ON
D Large Shift 
Register
Chain0:DGBIO
Others: I/O
All 
CLKINT
None 20,000 OFF
E Large Shift 
Register 
FILTER
Chain0:DGBIO
Others: I/O
All 
CLKINT
None 20,000 ON
F Large Shift 
Register
All DGBIO All 
Through 
CCC
None 20,000 ON
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Designs D and E are large versions of A and B –
implemented with only WSR0s for statistics.
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WSRs: Frequency of Operation and 
Data Patterns
• Halt Operation:
– Data patterns: checkerboard, all 1’s, all 0’s.
– Registers are loaded with a data pattern while beam is 
turned off.  Beam is turned on while clocks are static 
(however, registers are still enabled).  Beam is turned off 
and the tester reads out registers.
– Only performed on shift register test structures.
• Dynamic Operation:
– Data patterns: checkerboard, all 1’s, all 0’s.
– Shift register frequency of operation will be varied from 
2KHz to 160MHz.
– Data pattern and frequency are setup and operation is 
active prior to turning on beam.  Beam is turned on; 
SEUs are collected real-time; and SEU data is time-
stamped.
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Counter Arrays
• DUT contains two sets of the 
following:
– 200 8-bit counters
– 200 8-bit snapshot registers
• All counters and snapshot registers 
are connected to the same clock 
tree and RESET.  
• The clock tree is fed by the CLK 
input from the LCDT.
• DUT CLK is connected to a DGBIO 
and a CLKBUF.
• The LCDT sends a clock and a 
reset to the DUT.  The controls are 
set by the user
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Microsemi RTG4 Test Conditions
• Temperature range: Room temperature
• Facility: Texas A&M.
• Performed December 2015, March 2016, and May 2016.
• NEPP Low Cost Digital Tester (LCDT) and custom DUT 
board..
• LET: 1.8 MeVcm2/mg to 20.6 MeVcm2/mg.
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Characterizing Single Event Upsets (SEUs): 
Accelerated Radiation Testing and SEU Cross 
Sections
Terminology:
• Flux: Particles/(sec-cm2)
• Fluence: Particles/cm2
sseu is calculated at several linear 
energy transfer (LET) values (particle 
spectrum)
fluence
errors
seu
#
s
SEU Cross Sections (sseu) characterize how many 
upsets will occur based on the number of ionizing 
particles to which the device is exposed.
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Accelerated Test Results
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Configuration
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Configuration Re-programmability
• During this test campaign, tests were only 
performed up to an LET of 20.6MeVcm2/mg.
• Higher LETs will be used during future testing.
• No re-programmability failures were observed up 
to an LET of 20.6MeVcm2/mg when within particle 
dose limits.
30To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
WSRs
31To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
Halt Accelerated Tests
• LET=20.6 MeV*cm2/mg the test fluence was 1.0e7
particles/cm2; and LET=5.0 MeV*cm2/mg the test fluence was 
2.0e7 particles/cm2.
• Designs are held in a static state because the clock is 
suspended.
• Upsets are expected to come from a clock tree, reset tree, or 
an internal DFF SEU. 
– Clock SET can capture data that is sitting at a DFF input pin.
– Upsets are not expected to come from the reset tree with Rev C 
tests.
• Why not Rev C reset SETs? All resets are placed on the synchronous 
tree.  It would take a clock SET and a reset SET for a reset SET to be 
captured.
– With AASD designs (Rev B), upsets can originate in the reset 
tree.
32To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
Halt Accelerated Tests: DFFs
• No internal DFF upsets were observed.  
• No SEUs were observed on any of the chains that were connected 
to a DGBIO and a CLKBUF pair.
• SET filters did not make a difference.
– This is as expected because data-path SETs cannot be captured (DFFs 
are not clocked).
• All chains of WSRs:
– No SEUs were observed with All 1’s and All 0’s tests.  This is as 
expected because, when a clock glitches, the same data value is 
captured.
– SEUs were not observed until an LET=20.6 MeV*cm2/mg for all 4 clk 4 
rst design variations.
– SEUs were observed at LET = 5.7  MeV*cm2/mg for Long Shift Reg.
33To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
Rev B Reset Evaluation: 4 clk 4 rst
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Rev C: 4 CLK 4 RST FILTER versus LET at 
100MHz
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Comparing WSR Chains:
4 clk 4 rst with Filter and 4 clk 4 rst …100MHz with 
LET = 20.6MeVcm2/mg
36
0.00E+00
5.00E-09
1.00E-08
1.50E-08
2.00E-08
2.50E-08
3.00E-08
3.50E-08
Chekerboard All 1's All 0's
s
S
E
U
c
m
2
/D
F
F
) 
WSR16 4 clk 4 rst filter
WSR8 4 clk 4 rst filter
WSR4 4 clk 4 rst filter
WSR0 4 clk 4 rst filter
WSR16 4 clk 4 rst
WSR8 4 clk 4 rst
WSR4 4 clk 4 rst
WSR0 4 clk 4 rst
Clear improvement with use of 
SET filter with high LET.
SET Filter is still 
working at 
20.6MeV*cm2/mg… 
but not at full 
strength.
To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
4 Clk 4 rst Direct CLKBUF SEU Cross Sections 
versus Frequency at LET = 20.6 MeVcm2/mg
• DFFs are hardened well.  SEUs are coming from captured SETs in the 
data-path.
– As frequency increases, SEU cross-sections increase.  
– As the number of CL gates increase, SEU cross-sections increase. 
– Upsets occur with All 1’s and All 0’s. (Can’t be from a clock – must be data-path). 
• SET filter is starting to break down at LET= 20.6MeV*cm2/mg.
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Comparing 4 clk 4 rst DUT Variations
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• Can only compare WSR0 chains because Large Shift Reg only contains WSR0s.
• As expected 4 clk 4 rst has the worst SEU performance.  It is the only design in 
this graph with no SET filters.
• 4 clk 4 rst Direct CLKBUF has the best SEU performance.  There is a direct 
connect from the DGBIO to the CLKBUF.
To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
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• Checkerboard pattern: all designs have observable SEU cross-sections.
• All 1’s: 4 clk 4 rst Direct CLKBUF and Large Shift Reg FILTER have negligible 
SEU cross-sections.
• All 0’s: Only 4 clk 4 rst (no filter) and Large Shift Reg CCC (PLL) have 
observable SEU cross-sections.
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WSR Accelerated Radiation Test Data 
Observations
• SEUs can originate in clocks trees, reset trees (not with long shift-
regs), and data paths.
• In Rev C, resets are connected via the synchronous tree and reset 
SETs would require a clock edge capture.
• WSR0s: 
– When only analyzing all 1’s or all 0’s, clock SEUs are masked. 
• With WSR0, no SEUs were observed on chains with filters.
• Only the designs with no filter have observable SEU cross-
sections.  In addition, there is less probability of SET capture 
because of little to no CL in the data-path.
– Adding the analysis of checkerboard, all WSR0s have observable SEUs.  
• This suggests, for WSR0, that most of the checkerboard upsets are 
coming from the clock or reset tree (global routes).
• Why does an SET filter make a difference with WSR0’s? 
– SEUs should not come from the data-path because there are no 
combinatorial logic between DFF stages.
– There are probably some hidden connection buffers in the shift 
register chains.
41To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
WSR Accelerated Radiation Test Data 
Observations
• WSR input pattern of All 1’s had greater SEU cross sections 
than WSR input pattern of checkerboard.
– This only occurred with designs that used resets.  Most likely the 
reset was the cause.
– The use of resets in a synchronous design is imperative.  This 
observation must not change the rules for reset implementation.
• Connecting from a DGBIO to a CLKBUF versus a normal I/O 
to a CLKINT did not provide significant improvement in SEU 
cross sections.
• Connecting from a DGBIO to a CCC-PLL into a CLKINT did 
not improve SEU cross sections.  It actually had higher SEU 
cross sections.
– However, the performance is most likely acceptable because 
there is a PLL in the path.
42To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
Counters
43To be presented by Melanie D. Berg at the 2016 NEPP Electronics Technology Workshop (ETW), Goddard Space Flight Center, Greenbelt, Maryland, June 13–16, 2016.
Rev C Counter Arrays
• Counter SEU cross-sections 
are lower than the 
corresponding (i.e., with filter 
or without) WSRs with 
checkerboard.
– Only counter-bits that change at 
the frequency of a checkerboard 
are bit-0 of each counter.
– As the bit-number of each counter 
increases, the bit frequency is 
decreased by a factor of 2.
• Once again, the SET filter 
makes a significant difference. 
• Counters were tested at 1MHz, 
5MHz, 10MHz, and 50MHz.
• Upsets were not observed 
below 50MHz below an LET of 
20MeV*cm2/mg. Additional 
testing is required.
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Rev C versus Rev B Counter Arrays
• Rev B counters did not contain SET filters.
• Rev B and Rev C counters with no SET filters have compatible cross-
sections.  
• Rev C cross-sections are slightly lower because of improvements from 
Microsemi.
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NEPP: ProASIC3 Accelerated Heavy-ion Test 
Results
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Figure 34: Phase II: No-TMR Log-linear curves at 100MHz all phase II WSR Strings. A 
constant zero-pattern was input to WSR strings 
 
 
Figure 35: Phase II: No-TMR Log-linear curves at 100MHz all phase II WSR Strings. A 
constant ones-pattern was input to WSR strings 
 
10.3.3 Frequency and Combinatorial Logic Trends with No-TMR WSRs  
 
Trends across frequency and amount of combinatorial logic are studied to determine cell 
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Figure 32: Phase I: No-TMR Log-linear curves at 100MHz for N=0 and N=8 Strings. 
Checkerboard pattern was input to WSR strings 
 
 
Figure 33: Phase II: No-TMR Log-linear curves at 100MHz for all phase II WSR Strings. 
Checkerboard pattern was input to WSR strings 
 
Figure 32 and Figure 33 are calculated sSEUs from phase I and phase II respectively.  The sSEUs 
pertain to WSRs operating at 100MHz with checkerboard data input patterns.  The sSEUs are 
statistically equivalent across test dates and devices.  This is a validation point of SEU test procedure 
and evaluation confidence. 
 
10.3.2 Data Pattern No-TMR WSR sSEU comparison 
 
Figure 34 illustrates the phase II WSRs operating at 100MHz with Zero data input pattern.  The 
0 pattern sSEUs are not significantly different than the checkerboard sSEUs. Figure 35 illustrates the 
phase II WSRs operating at 100MHz with a constant ones data input pattern.  This data pattern also 
yields similar sSEUs.  This analysis suggests that data pattern does not significantly affect the sSEU. 
s
RTG4 shows an 
improvement over 
ProASIC3 in functional 
data path.
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RTAX4000D and RTAX2000 WSRs at 
80MHz with Checkerboard Pattern
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RTAX4000D and RTAX2000 have better SEU 
performance than RTG4 (higher LETon-set; and 
slightly lower sSEUs);
but not by much.
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Future Work
• DUT Test structures:
– Additional counter array tests (will try for higher 
frequencies).
– Embedded SRAM (LSRAM and μSRAM).
– I/O evaluation:
• Multiprotocol 3.125Gbit SERDES.
• Space wire interface block.
• DDR controllers.
– Embedded microprocessors.
– DSP blocks.
– Additional CCC block testing.
• Multiple test structures will be implemented in a 
DUT and tested simultaneously.
– Saves time.
– Reduces the number of devices needed for testing.
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CCC: Clock Conditioning Circuit
DSP: Digital signal processing
DDR: double data rate
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